Abstract-A picosecond pulse generator based on a pair of step recovery diodes (SRD), leveraging the transient response of the SRD PN junction and controlling the pulse width by a resistor, is proposed. We first explain the operation principle of the device, decomposing the pulse generation into different phases, and then demonstrate an experimental prototype with two different resistance, and hence pulse width, values.
I. INTRODUCTION
The emerging Real-time Analog Signal Processing (R-ASP) technology [1] , using dispersion-engineered structures (analog signal processors) providing specified group delays versus frequency responses for processing high-frequency and widebandwidth signals in real time, may lead to novel low-cost and low-complexity radio systems [2] for future millimeter wave and terahertz wireless communications.
Analog signal processors usually deal with ultra-short pulses with very rich spectral contents. Such pulses may be generated by different techniques [3] . Among them, the step recovery diode (SRD) approach [4] - [6] features simple circuit design, while providing picosecond pulse generation capability. Conventional SRD-based pulse generators usually employ an SRD to generate a pulse with picosecond rising edge, which destructively interferes with its opposite-polarity delayed replica produced by a short-circuited stub, which results in a short pulse whose width is equal to the round trip time along the stub. However, the stub configuration suffers from spurious reflections in both forward and backward directions, whose suppression requires pulse shaping networks [6] , and requires complicated tuning schemes [7] .
In this paper, we propose a stub-less pulse generator based on a pair of SRDs, which is immune of spurious reflections and which provides flexible control of the pulse width via a simple resistance.
II. PRINCIPLE
The transient behaviour of a PN junction in response to a step voltage from the forward to the reverse bias regimes is shown in Fig. 1 . Initially, the PN junction is forward biased with current i F . When the voltage v i reverses polarity, the junction is not switched off immediately, but rather takes time τ 1 (storage phase), with current i R,transient , to neutralize the charges stored in the depletion region and progressively raise the junction barrier [8] . Note that during the whole L. Zou (lianfeng.zou@polymtl.ca) and C. Caloz are with Polytechnique Montréal, Montréal, Québec, Canada.
S. Gupta is with Carleton University, Ottawa, Ontario, Canada.
storage phase, the junction maintains low resistance, and almost constant junction voltage, i.e. v j « V T . Near the end of the storage phase, the raising junction barrier increases the resistance, finally switching off the junction for a decay time τ 2 (decay phase), which is extremely short (in picosecond range) for an SRD [8] . Assuming constant i F and constant i R,transient , the storage phase time is given by [8] 
where τ L is the minority carrier lifetime. We shall next present our pulse generator based on this SRD transient physics. Figure 2 shows the schematic of the proposed SRD-pair pulse generator. The generator is triggered by the rising edge of the input voltage through PIN diode D1, that is always ON for blocking possible negative input voltages. Its core is the parallel connection of SRDs D2 and D3, biased at their cathode by DC V s ă 0 through R 1 current limiter, with R 2 controlling the pulse width, as will be shown later. Finally, Schottky diode D4, operates as a pulse formation switch. The resistor R 0 " 50 Ω ensures input matching during the pulse production. Assuming square-wave (0-2.5 V) excitation v 1 , the operation may be decomposed into 5 phases, shown in Fig. 3 .
‚ Phase 1 (t ă t 1 ): D2 and D3 are forward biased, and arXiv:1610.07115v1 [physics.ins-det] 23 Oct 2016 Current (mA)
Voltage (V) Fig. 3 : Circuit simulated (a) currents (polarities referred to current directions indicated in Fig. 2 ) and (b) voltages, with V s "´3.5 V, R 1 " 25 Ω , R 2 " 50 Ω, and Spice models for the diodes in Table. I. D4 is off. The excitation v 1 is close to 0 V, so the D2 and D3 forward currents are such that i F,D2 " i F,D3 due to the existence of R 2 in the D3 loop. The junction voltages v j,D2 "´v 2 and v j,D3 " v 3´v2 , where v 3 ă 0 due to the current flowing in R 2 from the ground to node 3, so that D4 is off and v 4 " 0. ‚ Phase 2 (t 1 ă t ă t 2 ): D2 is in storage regime, D3 is still forward biased, and D4 is still off. The excitation v 1 starts rising, driving D2 (i R,D2 ą 0) into storage regime before D3 due to the smaller resistance in the D2 current loop than that in the D3 one and hence faster current changing rate (Bi D2 {Bt ą Bi D3 {Bt) in response to the rising edge of v 1 . According to Fig. 1, v j,D2 "´v 2 varies only slightly in storage regime, and v 3 ă 0 because D3 is still forward biased, and hence keeping D4 off.
‚ Phase 3 (t 2 ă t ă t 3 ): D2 and D3 are both in storage regime, D4 is still off. The voltage v 1 eventually also drives D3 into storage regime (i R,D3 ą 0). Since i F,D2 {i R,D2 ! i F,D3 {i R,D3 , we have τ 1,D2 ă τ 1,D3 according to (1) , and therefore D2 will switch off before D3. In the meanwhile, v 3 follows v 2 , with insufficient variation to switch D4 on.
‚ Phase 4 (t 3 ă t ă t 4 ): D2 is off, D3 is still in storage regime, D4 is on. The SRD D2 abruptly switches off at t 3 , while D3 remains in storage regime. Consequently, v 2 , and following v 3 , abruptly increase, which switches D4 on, and therefore generates at the output the rising edge of v 4 . Moreover, the off-switching of D2, and the on-switching of D4, which makes R L parallel to R 2 , together boost i R,D3 , starting to shorten the D3 storage time, which would otherwise be longer as expected in Phase 3.
‚ Phase 5 (t ą t 4 ): D2, D3, D4 are all off. The D3 storage phase suddenly ends at t 4 , nullifying i R,D3 and v 3 , and hence switching D4 off, which results in the falling edge of v 4 .
When the input level goes back to zero, the generator returns to the regime of Phase 1, waiting for the next voltage step to resume the aforementioned pulse formation cycle.
Let us now examine the factors determining the pulse width. Equation (1) assumes constant i R,transient over the entire storage phase τ 1 . As explained above, the storage phase for D3 is from t 2 to t 4 . However, since i R,D3 pt 2 ă t ă t 3 q ! i R,D3 pt 3 ă t ă t 4 q, the storage time essentially reduces to the interval rt 3 , t 4 s, and i R,transient in (1) should be replaced by i R,D3 pt 3 ă t ă t 4 q for the effective storage time of D3. Since this interval (rt 3 , t 4 s) corresponds to the pulse duration, this duration can be approximated as
with an accuracy that is proportional to i R,D3 pt 2 ă t ă t 3 q and hence inversely proportional to R 2 , i.e. the closer i R,D3 to zero in the interval rt 2 , t 3 s (associated with larger R 2 ), the better the accuracy, as will be shown later in Fig. 4(a) . Using Ohm law, one may further write (2) in the form
where r is the ratio of v 3 in the forward bias regime to v 3 in the rt 3 , t 4 s interval. Equation (3) reveals that, for given R L , one may adjust R 2 to control the pulse width. This is confirmed by the simulation result in Fig. 4(a) , which also show the result for the approximation in (2). Finally, Fig. 4(b) plots the pulse magnitude, which is seen to be essentially flat versus R 2 . Figure 5 shows the fabricated prototype, whose diode models are listed in Table. I, and where R 1 consists in two 0805 150 Ω resistors in parallel, R 0 is a 0603 50 Ω resistor, and R 2 is a 0603 50 or 560 Ω resistor. The experimental results are shown in Fig. 6 (solid red) . The half-magnitude pulse widths are 94 and 62 ps for R 2 " 50 Ω and 560 Ω, respectively, which are different from the corresponding simulation pulse widths in Fig. 4(a) . Ringing tails are also observed. To understand the cause of the pulse width discrepancy between simulation and experiment and the experimental ringing tails, one should note that the transmission line lengths are assumed to be zero in Fig. 2 and in the corresponding simulation results in Fig. 3 and Fig. 4 . However, in the fabricated prototype, nonzero-length transmission lines delay the multiple internal reflections between diodes, which are not perfectly matched, hence generating successive replicas of the intended output pulse corresponding to the ringing tail. Moreover, the spurious pulses may constructively or destructively interfere with the main one, resulting in wider or shorter pulse width compared to the simulated on in Fig. 4(a) . One may confirm this explanation by including finite-length transmission lines in the simulation circuit, as shown by the dash-blue curves in Fig. 6 . In practice, one may naturally improve the output pulse shape by enhancing the matching of the diodes and using the shortest possible interconnecting lines.
III. EXPERIMENTAL DEMONSTRATION
IV. CONCLUSION A simple pulse generator based on a pair of SRDs with pulse width adjustable by a single resistor is presented, analyzed and Sim. experimentally demonstrated. Such a pulse generator may find wide applications in R-ASP and other UWB radio systems with low cost and low complexity.
